Abstract-
I. INTRODUCTION
The RF-powered applications are receiving significant attention, such as implantable medical devices, wearable devices, and wireless sensors. To convert the RF power into a dc voltage, the voltage multiplier (VM) [1] using the diode-connected MOS transistors are widely adopted. However, the threshold voltage (V TH ) of a transistor causes a large forward voltage drop. It reduces the output voltage and decreases the power conversion efficiency (PCE) of the VM. To compensate the V TH , a mirror-like V TH canceller is used to generate the compensation voltages to the transistors in [2] . However, while the output voltage of the VM is increased, the compensation voltages will be also increased. It increases the reverse leakage current of the transistors and degrades the PCE of the VM.
The multi-stage VM with the V TH self-compensation is presented in [3] and [4] . In [3] , the gate terminal of the transistor M k is connected to the voltage, V k+1 , of an adjacent stage, where k = 1-3, as shown in Fig. 1(a) . However, if the amplitude of RF IN is small, the V k+1 may not properly compensate the V TH of M k . It increases the forward voltage drop across the transistor and degrades the PCE. If the amplitude of RF IN is large, the V k+1 may be higher than the V TH of M k . It increases the reverse leakage current and also degrades the PCE. Fig. 1(b) shows a V TH self-compensation VM with the tunable compensation order [5] . One of the voltages, V 2k , V 2k−2 , and V 2k+2 , will be connected to the gate of M 2k+1 , where k = 1-N. It increases the output voltage V REC ; however, one of two transistors for each stage is not compensated. In [6] , the floating gate transistors are used to store the compensation voltages in a VM. Nevertheless, this method needs the highvoltage pulses to pre-charge the floating gate devices. Fig. 1(c) shows a VM with the voltage distributors (VDs) [7] . To compensate the V TH , a pulse generator and a dc voltage source V C are required to bias the drain-to-gate voltage of M 1 and M 2 .
In [6] and [7] , the compensation voltage V C is fixed, but the V TH of the transistors may be altered due to the body effect. While V TH > V C , a forward voltage drop of the transistor is increased and the output voltage V REC is decreased. When V TH < V C , the reverse leakage current of the transistor is enlarged to reduce V REC . Both the forward voltage drop and the reverse leakage current degrade the PCE of the VM.
In this paper, a VM with adaptive V TH compensation is presented. The compensation voltage V C is adjusted in the background to compensate the V TH of the transistors. It not only increases the output voltage, but also enhances the PCE of the VM. In addition, the high-PCE range is also extended. This paper is organized as follows. The circuit description is given in Section II. Section III shows the experimental results. Finally, the conclusions are given in Section IV.
II. CIRCUIT DESCRIPTION Fig. 2(a) shows the proposed VM. It consists of a threestage VM with an individual body bias [8] , six VDs [7] , a load capacitor C L , a load resistor R L , a toggle switch, and an adaptive threshold voltage canceller (ATVC). The transistors in the VM core use the individual body biasing to reduce the V TH variation among the different stages in the chain [4] , [8] . The VM receives an ac signal RF IN , and outputs a dc voltage V REC to supply the ATVC, the toggle switch, and R L . The ATVC is mostly realized by digital circuits. A passive toggle switch generates Ena to enable and disable the ATVC, respectively. When Ena is low, the ATVC is disabled. While V REC ≥ 0.38 V, the ATVC will be enabled as Ena becomes high. The ATVC monitors V REC and outputs a compensation voltage V C and two pulse signals, 1+ and 2+ . Then, the VDs transfer the V C to the VM.
The ATVC is composed of an oscillator (Osc.), a timing controller, four clock boosting circuits, two sample-andhold circuits SAH1 and SAH2, a latch comparator (CMP), a D-flip-flop (DFF1), a controller, and a digital-to-analog converter (DAC). A relaxation oscillator generates a clock CLK for a timing controller. The timing controller realizes six pulses, 1 ∼ 2 and P 1 -P 4 . 1 and 2 drive the clock boosting circuits to control the VDs. P 1 and P 3 drive the clock boosting circuits to control SAH1 and SAH2. Then, SAH1 and SAH2 sample V REC to be V S1 and V S2 , respectively. By comparing V S1 and V S2 , the CMP generates an output 0018-9200 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. [5] , and (c) VDs [7] . The timing diagram of the proposed VM is shown in Fig. 2(b) . Initially, V Z , SEL, and DOWN are high, V CPO is low, D[5:0] = 0, and V C is zero. As P 1 is active, SAH1 samples V REC and holds it as V S1 . As P 2 goes high, DOWN becomes low. While P 2 goes low, D[5:0] is increased by one LSB and both V Z and SEL become low. When V C < V TH and V C is increased, V REC will be increased. As P 3 is active, SAH2 samples V REC and holds it as V S2 . Since V S2 > V S1 , V CPO is kept low when P 4 goes low. While both SEL and DOWN are low, the above procedure is repeated and D the reverse leakage current. As P 3 is active, V S2 is lower than V S1 . When P 4 goes low, both V CPO and SEL go high. As the next P 2 becomes high, DOWN goes high. Fig. 3 shows a VD [7] . It consists of four nMOS transistors, and two capacitors C D1 and C D2 . While A is high, V DN = 0 and V DP = V C . The charge Q 1 on C D1 is given as C D1 · V C . When B goes high and the charges on C D1 and C D2 is re-distributed.
A. Voltage Distributor
After the k-times charge re-distribution, the voltage V D,k is given as
In (1), assuming k = 8, V C = 0.4 V, and Fig. 2(a) , the capacitors C 2n−1 , where n = 1-3, and the parasitic capacitors C gs,m of the transistor M m , where m = 1-6, may couple RF IN into C D2 to cause the ripple V ripple . For example, assuming n = 3, m = 6, C 5 >> C gs,6 , and C L >> C D2 , V ripple is approximated as
For V ripple /RF IN ≤ 1% and C gs,6 = 15.1 fF, C D2 is chosen as 2.87 pF. The voltage V D,k is defined as the difference between V C and V D,k and it is derived as
where T D is the period of A and B . It is affected by both the re-distribution index k and the leakage current I Leak . While a transistor M VD is turned off and a voltage across M VD is 0.4 V, the simulated leakage current I Leak is 48.6 pA. 
B. Timing Controller and Oscillator
A timing controller is shown in Fig. 4(a) . While Ena is high, the timing controller is enabled. The first non-overlapping clock generator with a divide-by-2 divider is used to generate 1 and 2 . Since k = 8 for the VDs is chosen, the falling edges between P 2 and P 3 should be 8T D , as shown in Fig. 4(b) . To realize P 1 -P 4 , the CLK is divided by 64 by using a divide-by-16 divider and the second non-overlapping clock generator with a divide-by-4 divider.
A relaxation oscillator is shown in Fig. 5 . It is mainly composed of a start-up circuit, a current source, a six-stage clock buffer, and a divide-by-2 divider. The voltage V SAW on a capacitor C S is charged by a current I S . While V SAW > 0.5V REC , V 1 is switched from high to low. After the delay time of the six-stage clock buffer, which is equal to 6τ D , V PUL becomes high. Then, M S1 is turned on to quickly discharge C S , and V SAW becomes zero. After 6τ D , V PUL is switched from high to low. M S1 is turned off and C S will be charged again. The pulse V PUL is divided by 2 to realize a clock CLK, which frequency f CLK is given as
The I S and C S are chosen as 205 nA and 1.93 pF, respectively, to realize f CLK of 28 kHz, when V REC = 1.8 V. 
C. Clock Boosting Circuit and a Sample-and-Hold Circuit
To driving the SAHs and the VDs, clock boosting circuits are adopted to increase the amplitudes of the pulses P 1+ ,P 3+ , 1+ , and 2+ . A clock boosting circuit is shown in Fig. 6 . While P 1 goes low, V 1 will become low and M B1 will be turned on. Then, V 3 goes high and M B2 will be turned off. The capacitor C B is charged and V 2 becomes to V REC . When P 1 goes high, V 1 will become V REC and M B1 will be turned off. Meanwhile, V 2 is boosted to 2V REC . Finally, V 3 goes low and M B2 will be turned on to output P 1+ with amplitude of 2V REC . To avoid the body leakage current, two p-type dynamic body bias (PDBB) circuits [9] are used to bias the body voltages for M B1 and M B2 .
A sample-and-hold circuit is shown in Fig. 7(a) . It is composed of a switch M SW and a capacitor C H . While M SW is off and the voltage across M SW is 0.5 V, the simulated leakage current I LSW is 27 pA. The leakage current induces a voltage error on V S1 . To keep this voltage error less than 10 mV, a C H of 8.56 pF is chosen. When P 1+ goes high, M SW will be turned on. The equivalent model is shown in Fig. 7(b) , where r on is an on-resistance of M SW . Assuming V REC = 0.5 V, V S1 = 0 V, and P 1+ = 1 V, the simulated r on is 2.99 k . Since r on and C H operate as a lowpass filter to suppress the voltage ripple of V S1 , this ripple is attenuated by
When the frequency of the ripple is 402 MHz, the calculated attenuation is −36.3 dB. 
D. Digital-to-Analog Converter
A DAC is shown in Fig. 8 . It is mainly composed of a startup circuit, a bias stage, a digitally controlled current stage, and a resistor R DAC . The bias stage generates a reference current I REF . The output voltage V C is determined by a digitally controlled current I DAC and a resistor R DAC . To cover the threshold voltages of the transistors in the VM, while V C ranges from 0 to 0.8 V, the required code of a DAC is calculated from
where V CR is the range of V C , and 0.5I REF · R DAC is an output voltage step of a DAC. While 0.5 I REF = 24 nA and R DAC = 1 M , the required code is calculated as 34. Hence, the required bits of the DAC are six.
E. Settling Times of the VM and ATVC
To consider C L and R L , the required setting time of a VM is analyzed. For a start, assuming Z O in Fig. 2(a) is an output impedance of the VM, and it is approximated as
where r on,M6 is the on-resistor of the transistor M 6 . Since the capacitor C 5 is 1.9 pF with an angular frequency ω = 2·π ·402 Mrad/s, an impedance of C 5 is much smaller than r on,M6 . Z O is dominant by r on,M6 . Then, while V C is altered, the transient response of V REC is modeled as a first-order RC circuit. As the percentage of the voltage error of a step response is less than 1%, the settling time t S,V M is given as
Assuming r on,M6 = 46.2 k , R L = 1 M , C 6 = 3.8 pF, and C L = 1.1 nF, t S,V M should be 0.23 ms at least. In this paper, an operation frequency of a DAC f DAC = 438 Hz is chosen and its corresponding t S,VM = 2.28 ms, which satisfies the required t S,VM . It makes sure that the VM with an ATVC will be stable. For the ATVC, an output voltage step of the DAC is designed as 0.5I REF · R DAC . While V C is altered form 0 V to V TH , the operation times of the DAC is calculated as
The required setting time of the ATVC is estimated as 
III. EXPERIMENTAL RESULTS
A VM with the ATVC is fabricated in a 0.18-μm CMOS process. Assuming the input amplitude is 0.3 V, input frequency is 402 MHz, and R L is 30 k , the simulated PCEs of the proposed VM and a Dickson VM [1] for different process corners and temperatures are listed in Table I For the proposed VM, the maximum PCE variation for several process corners and temperatures is around 9.5%. However, the threshold voltages of nMOS and pOMS transistors are different for different process corners and temperatures. A single V C used to compensate the threshold voltages may degrade the PCE. Fig. 9 shows the die photograph and its chip area is 1.44 mm 2 . To measure the lowest input power of the VM, R L of 1 M is chosen according to [4] , [8] , and [12] . Since an ATVC only works when V REC ≥ 0.38 V, Fig. 10 shows the measured charging time of V REC from 0 to 0.38 V while an ATVC is disabled and an input frequency is 402 MHz. As P IN = −12 dBm, the charging time is 0.33 ms. The measured transient responses of V REC and the compensation voltage V C are shown in Fig. 11 . When the ATVC is disabled, V REC is 0.44 V. While the ATVC is enabled, V REC drops to 0.38 V. Then, V C is increased and V REC will be increased. As V C is close to 0.42 V, V REC is kept as high as possible, which is 1.38 V. The corresponding PCE is around 3%. The measured settling time is 42 ms, which is shorter than a theoretical value of 49.1 ms. This is because the oscillator has a higher output frequency while V REC is below 1.8 V. Hence, f DAC in (9) is increased and t S,ATVC is decreased. Fig. 12(a) shows a measured V REC versus P IN at the different R L . While P IN = −3 dBm, a peak V REC is 2.8 V with R L of 90 k . Fig. 12(b) shows measured PCE versus P IN for different R L , where the power loss of the passive toggle switch and the power consumption of an ATVC are included. For R L = 30 k and P IN = −8 dBm, the measured PCEs are 5.3% and 27.8% while ATVC are disabled and enabled, respectively. When the ATVC is enabled, the PCE is increased by a percentage of 22.5. Assuming the power consumption of the ATVC is a constant, a lower R L induces the higher output power, which may increase PCE. The PCE is dependent on the load resistance.
IV. CONCLUSION
In this paper, the proposed VM with the ATVC is presented. Its performance summary and comparison are listed in Table II . The threshold voltages of the nMOS and pMOS transistors are compensated by the ATVC to increase the output voltage and PCE. The PCE improvement is mainly because of the ATVC rather than a difference in transistors. For PCE > 20%, the input power is from −11 to −1 dBm with a range of 10 dB. This VM with a wide input power range is suitable for the RF energy-harvesting applications, such as IMDs and wearable devices.
